

Dedicated Pin	44-Pin PLCC	44-Pin TQFP
INPUT/GCLK1	43	37
INPUT/GCLRn	1	39
INPUT/OE1	44	38
INPUT/OE2/GCLK2	2	40
TDI (1)	7	1
TMS (1)	13	7
TCK (1)	32	26
TDO (1)	38	32
GNDINT	22, 42	16, 36
GNDIO	10, 17, 30, 36	4, 11, 24, 30
VCCINT (3.3 V)	3, 23	17, 41
VCCIO (2.5 V or 3.3 V)	15, 35	9, 29
No Connect (N.C.)	–	–
Total User I/O Pins (2)	34	34

LAB	MC	44-Pin PLCC	44-Pin TQFP
A	1	4	42
A	2	5	43
A	3	6	44
A	4	7 (1)	1 (1)
A	5	8	2
A	6	9	3
A	7	11	5
A	8	12	6
A	9	13 (1)	7 (1)
A	10	14	8
A	11	16	10
A	12	—	—
A	13	18	12
A	14	19	13
A	15	20	14
A	16	21	15
B	17	41	35
B	18	40	34
B	19	39	33
B	20	38 (1)	32 (1)
B	21	37	31
B	22	—	—
B	23	34	28
B	24	33	27
B	25	32 (1)	26 (1)
B	26	31	25
B	27	29	23
B	28	28	22
B	29	27	21
B	30	26	20
B	31	25	19
B	32	24	18

Notes:

- (1) This pin may function as either a JTAG port or a user I/O pin. When the device is configured to use the JTAG ports for in-system programming, this pin is not available as a user I/O pin.
- (2) The user I/O pin count includes dedicated input pins and all I/O pins.

Copyright © 1995, 1996, 1997, 1998, 1999, 2000, 2001 Altera Corporation,
101 Innovation Drive, San Jose, CA 95134, USA, all rights reserved.

By accessing this information, you agree to be bound by the terms of Altera's Legal Notice.